SPECIFICATION

TITLE OF THE INVENTION

FREQUENCY SYNCHRONIZING METHOD AND FREQUENCY SYNCHRONIZING APPARATUS

BACKGROUND OF THE INVENTION

5

10

15

20

25

30

35

40

This invention relates to a frequency synchronizing method and frequency synchronizing apparatus. More particularly, the invention relates to a frequency synchronizing method and frequency synchronizing apparatus in an OFDM wireless system for synchronizing the oscillation frequency of a receiving device to the oscillation frequency of a transmitting device.

Multicarrier modulation schemes have become the focus of attention as next-generation mobile communication schemes. Using multicarrier modulation not only makes it possible to implement wideband, high-speed data transmission but also enables the effects of frequency-selective fading to be mitigated by narrowing the band of each subcarrier. Further, using orthogonal frequency division multiplexing not only makes it possible to raise the efficiency of frequency utilization but also enables the effects of intersymbol interference to be eliminated by providing a guard interval for every OFDM symbol.

(a) of Fig. 13 is a diagram useful in describing a multicarrier transmission scheme. A serial/parallel converter 1 converts serial data to parallel data and inputs the parallel data to orthogonal modulators 3a to 3d via low-pass filters 2a to 2d, respectively. Figure, the conversion is to parallel data comprising four symbols. Each symbol includes an in-phase component and a quadrature component. The orthogonal modulators 3a to 3d subject each symbol to orthogonal modulation by subcarriers having frequencies f_1 to f_4 illustrated in (b) of Fig. 13, a combiner 4 combines the orthogonally modulated signals and a transmitter (not shown) up-converts the combined signal to a highfrequency signal and then transmits the high-frequency signal. With the multicarrier transmission scheme, the frequencies are arranged, as shown at (b), in such a manner that the spectrums will not overlap in order to satisfy the orthogonality of the subcarriers.

In orthogonal frequency division multiplexing, 45 frequency spacing is arranged so as to null the

correlation between a modulation band signal transmitted by an nth subcarrier of multicarrier transmission and a modulation band signal transmitted by an (n+1)th subcarrier. (a) of Fig. 14 is a diagram of the structure of a transmitting apparatus that relies upon the orthogonal frequency division multiplexing scheme. A serial/parallel converter 5 converts serial data to parallel data comprising a plurality of symbols (I+jQ, which is a complex number). An IFFT (Inverse Fast Fourier Transform) 6, which is 10 for the purpose of transmitting the symbols as subcarriers having a frequency spacing shown in (b) of Fig. 14, applies an inverse fast Fourier transform to the frequency data to effect a conversion to time data, and inputs the real and imaginary parts to an 15 orthogonal modulator 8 through low-pass filters 7a, 7b. The orthogonal modulator 8 subjects the input data to orthogonal, and a transmitter (not shown) up-converts the modulated signal to a high-frequency signal. 20 accordance with orthogonal frequency division multiplexing, a frequency placement of the kind shown in (b) of Fig. 14 becomes possible, thereby enabling an improvement in the efficiency with which frequency is utilized.

In recent years, there has been extensive research in multicarrier CDMA schemes (MD-CDMA) and application thereof to next-generation wideband mobile communications is being studied. With MC-CDMA, partitioning into a plurality of subcarriers is achieved by serial-to-parallel conversion of transmit data and spreading of orthogonal codes in the frequency domain. Owing to frequency selective fading, subcarriers distanced by their frequency spacing are acted upon individually by independent fading. Accordingly, a despread signal can acquire frequency-diversity gain by causing code-spread subcarrier signals to be distributed along the frequency axis by frequency interleaving.

25

30

35

40

45

A CDMA (Code Division Multiple Access) scheme multiplies transmit data having a bit cycle T_s by spreading codes C_1 to C_N of chip frequency Tc using a multiplier 9, as shown in Fig. 15, modulates the result of multiplication and transmits the modulated signal. Owing to such multiplication, a $2/T_s$ narrow-band signal NM can be spread-spectrum modulated to a $2/T_c$ wideband

signal DS and transmitted, as shown in Fig. 16. Here Ts/Tc is the spreading ratio and, in the illustrated example, is the code length N of the spreading code. In accordance with this CDMA transmission scheme, an advantage acquired is that an interference signal can be reduced to 1/N.

5

30

35

40

According to the principles of multicarrier CDMA, N-number of items of copy data are created by a single item of transmit data D, as shown in Fig. 17, the items 10 of copy data are multiplied individually by respective ones of codes C_1 to C_N , which are spreading codes (orthogonal codes), using multipliers 9_1 to 9_N , respectively, and products DC_1 to DC_N undergo multicarrier transmission by N-number of subcarriers of 15 frequencies f_1 to f_N illustrated in (a) of Fig. 18. The foregoing relates to a case where a single item of symbol data undergoes multicarrier transmission. actuality, however, as will be described later, transmit data is converted to parallel data of M 20 symbols, the M-number of symbols are subjected to the processing shown in Fig. 17, and all results of $M \times N$ multiplications undergo multicarrier transmission using $M \times N$ subcarriers of frequencies f_1 to fN_M . Further, orthogonal frequency/code division multiple access can 25 be achieved by using subcarriers having the frequency placement shown in (b) of Fig. 18.

Fig. 19 is a diagram illustrating the structure on the transmitting side (base station) of MC-CDMA. data modulator 11 modulates user transmit data and converts it to a complex baseband signal (symbol) having an in-phase component and a quadrature component. A time multiplexer 12 time-multiplexes the pilot of the complex symbol ahead of the transmit data. serial/parallel converter 13 converts the input data to parallel data of M symbols, and each symbol is input to a spreader 14 upon being branched into N portions. spreader 14 has M-number of multipliers 14, to 14, The multipliers 14, to 14, multiply the branched symbols individually by codes C_1 , C_2 , \cdots , C_N constituting orthogonal codes and output the resulting signals. As a result, subcarrier signals S_1 to S_{MN} for multicarrier transmission by N × M subcarriers are output from the spreader 14. That is, the spreader 14

multiplies the symbols of every parallel sequence by

the orthogonal codes, thereby performing spreading in the frequency direction. Codes (Walsh codes) C_1 , C_2 , ..., C_N that differ for every user are indicated as the orthogonal codes used in spreading. In actuality, however, the subcarrier signals S_1 to S_{MN} are multiplied further by station identifying codes (Gold codes) G_1 to G_{MN} .

5

35

40

A code multiplexer 15 code-multiplexes the subcarrier signals generated as set forth above and the 10 subcarriers of other users generated through a similar That is, for every subcarrier, the code multiplexer 15 combines the subcarrier signals of a plurality of users conforming to the subcarriers and outputs the result. A frequency interleaver 16 rearranges the code-multiplexed subcarriers by 15 frequency interleaving, thereby distributing the subcarrier signals along the frequency axis, in order to obtain frequency-diversity gain. An IFFT (Inverse Fast Fourier Transform) unit 17 applies an IFFT 20 (Inverse Fourier Transform) to the subcarrier signals that enter in parallel, thereby effecting a conversion to an OFDM signal (a real-part signal and an imaginarypart signal) on the time axis. A guard-interval insertion unit 18 inserts a guard interval into the 25 OFDM signal, an orthogonal modulator applies orthogonal modulation to the OFDM signal into which the guard interval has been inserted, and a radio transmitter 20 up-converts the signal to a radio frequency, applies high-frequency amplification and transmits the 30 resulting signal from an antenna.

The total number of subcarriers is (spreading ratio N) \times (number M of parallel sequences). Further, since the propagation path is acted upon by fading that differs from subcarrier to subcarrier, a pilot is time-multiplexed onto all subcarriers and it is so arranged that fading compensation can be performed subcarrier by subcarrier on the receiving side. The time-multiplexed pilot is a pilot used in channel estimation.

Fig. 20 is a diagram useful in describing a serial-to-parallel conversion. Here a common pilot P has been time-multiplexed ahead of one frame of transmit data. It should be noted that the pilot P can also be dispersed within the frame. If the pilot per frame is

45 4 \times M symbols and the transmit data is 28 \times M symbols,

then M symbols of the pilot will be output from the serial/parallel converter 13 as parallel data the first four times, and thereafter M symbols of the transmit data will be output from the serial/parallel converter 13 as parallel data 28 times. As a result, the pilot can be time-multiplexed into all subcarriers and transmitted four times in the duration of one frame. By using this pilot on the receiving side, the channel can be estimated subcarrier by subcarrier and channel compensation (fading compensation) becomes possible.

10

15

40

Fig. 21 is a diagram useful in describing insertion of a guard interval. If an IFFT output signal conforming to $M \times N$ subcarrier samples (= 1 OFDM sample) is taken as one unit, then guard-interval insertion signifies copying the tail-end portion of this symbol to the leading-end portion thereof. Inserting a guard interval GI makes it possible to eliminate the effects of inter-symbol interference ascribable to multipath.

20 Fig. 22 is a diagram showing structure on the receiving side of MC-CDMA. A radio receiver 21 subjects a received multicarrier signal to frequency conversion processing, and an orthogonal demodulator subjects the receive signal to orthogonal demodulation 25 processing. An OFDM symbol extraction unit 23 establishes receive-signal synchronization, then extracts one OFDM signal, from which the guard interval GI has been removed, from the receive signal and inputs the symbol to an FFT (Fast Fourier Transform) unit 24. The FFT unit 24 executes FFT processing at an FFT 30 window timing, thereby converting a signal in the time domain to subcarrier signals of Nc (= $N \times M$) samples in the frequency domain. A frequency deinterleaver 25 rearranges the subcarrier signals in an order opposite 35 that on the transmitting side and outputs the signals in the order of the subcarrier frequencies.

After deinterleaving is carried out, a channel compensator 26 performs channel estimation on a persubcarrier basis using the pilot time-multiplexed on the transmitting side and applies fading compensation. In the Figure, a channel estimation unit 26a₁ is illustrated only in regard to one subcarrier. However, such a channel estimation unit is provided for every subcarrier. That is, the channel estimation unit 26a₁

estimates the influence $\exp(j\phi)$ of phase, which is ascribable to fading, using the pilot signal, and a multiplier 26bl multiplies the subcarrier signal of the transmit symbol by $\exp(j\phi)$ to compensate for fading.

5

10

15

20

25

30

35

40

A despreader 27 has M-number of multipliers 27_1 to 27M. The multiplier 27_1 multiplies N-number of subcarriers individually by codes C_1 , C_2 , \cdots , C_N constituting orthogonal codes (Walsh codes) assigned to users and outputs the results. The other multipliers execute similar processing. As a result, the fading-compensated signals are despread by spreading codes assigned to each of the users, and signals of desired users are extracted from the code-multiplexed signals by despreading. In actuality, multiplication by station identifying codes (Gold codes) is performed before multiplication by the Walsh codes, though this is omitted here.

Combiners 28_1 to 28_M add the N-number of results of multiplication that are output from respective ones of the multipliers 27_1 to 27_M , thereby creating parallel data comprising M-number of symbols. A parallel/serial converter 29 converts this parallel data to serial data, and a data demodulator 30 demodulates the transmit data.

In communication that adopts the OFDM scheme, the frequency of a reference clock signal on the receiving side (the mobile station) must coincide with the frequency of the reference clock signal on the transmitting side (the base station). Usually, however, a frequency deviation Δf exists between the two. The frequency deviation Δf leads to interference between neighboring carriers and causes loss of orthogonality. This means that after the power supply of the receiving apparatus is turned on, it is necessary to apply AFC control immediately to reduce the frequency deviation and suppress interference.

Fig. 23 is a diagram showing the principal part of a receiving apparatus equipped with an AFC (Automatic Frequency Control) unit that causes the oscillation frequency of a local oscillator to agree with the frequency on the transmitting side. A high-frequency amplifier 31 amplifies the received radio signal, and a frequency converter / orthogonal demodulator 32 applies frequency conversion processing and orthogonal

demodulation processing to the receive signal using a clock signal that enters from a local oscillator 33. An AD converter 34 subjects the orthogonal demodulated signal (I, Q complex signal) to an AD conversion, and the OFDM symbol extraction unit 23 extracts one OFDM symbol, from which the guard interval GI has been removed, and inputs the resultant signal to the FFT (Fast Fourier Transform) unit 24. The latter executes FFT processing at an FFT window timing, thereby 10 converting a signal in the time domain to a signal in An AFC unit 35 detects the phase the frequency domain. $oldsymbol{ heta}$ conforming to the frequency deviation Δ f using the receive data, which is the complex signal that enters from the AD converter, and inputs an AFC control signal 15 conforming to this phase to the local oscillator 33, whereby the oscillation frequency is made to agree with the oscillation frequency on the transmitting side. That is, the AFC unit 35 calculates a correlation value between a time profile in a guard interval that has been attached to an OFDM symbol, and a time profile of 20 an OFDM symbol portion that has been copied to a guard interval, obtains the phase of the correlation value (complex number) as the frequency deviation Δf between the transmitting apparatus and receiving apparatus, and controls the oscillation frequency based upon this 25 phase to match the oscillation frequency on the transmitting side.

Though the frequency deviation can be pulled into a certain frequency-error range by AFC control using the correlation value of the guard interval, there are also cases where further suppression of the carrier-frequency deviation is required. When the frequency error becomes small, however, the amount of phase rotation per OFDM symbol time diminishes and therefore accuracy declines owing to quantization error in the digital circuitry. Consequently, there is a limit to suppression of frequency deviation by detecting a phase difference for every OFDM symbol.

30

35

40

SUMMARY OF THE INVENTION

Accordingly, an object of the present invention is to reduce the frequency deviation between an OFDM transmitter and an OFDM receiver.

Another object of the present invention is to enlarge detected phase difference, even if the

frequency deviation is small, thereby improving resolution and S/N ratio to enable highly precise control of frequency deviation.

Disclosure of the Invention

5 A first frequency synchronizing apparatus according to the present invention synchronizes the oscillation frequency of a receiving device to the oscillation frequency of a transmitting device. apparatus receives, from the transmitting device, 10 frames in which symbols having identical time profiles have been embedded, calculates a correlation value between the identical time profile portions in neighboring frames of a receive signal, obtains the phase of the correlation value as a frequency deviation 15 between the transmitting device and the receiving device, and controls oscillation frequency based upon the phase. In accordance with this frequency synchronizing apparatus, frequency is controlled upon detecting a phase generated in a frame interval that is 20 long in comparison with a symbol interval. As a result, even if the phase is small in the symbol interval, it can be enlarged in the frame interval, resolution and S/N ratio are improved and the oscillation frequency of the receiving apparatus can be made to agree with that 25 of the transmitting apparatus in highly accurate fashion.

A second frequency synchronizing apparatus according to the present invention receives, from the transmitting device, frames in which n-number of first 30 to nth symbols having prescribed time profiles have been embedded, calculates and sums correlation values of time profile portions of corresponding symbols among n sets of symbols in neighboring frames of a receive signal, obtains the phase of the sum value as a 35 frequency deviation between the transmitting device and the receiving device, and controls the oscillation frequency based upon the phase. In accordance with the second frequency synchronizing apparatus, the S/N ratio can be improved further and the oscillation frequency 40 of the receiving apparatus can be made to agree with that of the transmitting apparatus in highly accurate fashion in a short period of time.

A third frequency synchronizing apparatus according to the present invention (1) receives, from the transmitting device, frames having a plurality of

45

symbols in which a quard interval has been inserted and in which symbols having identical time profiles have been embedded; (2) calculates a correlation value between a time profile in a guard interval and a time profile of a symbol portion that has been copied to a guard interval, obtains the phase of this correlation value as a frequency deviation between the transmitting device and the receiving device and controls the oscillation frequency up to a first precision based upon this phase; and (3) thenceforth calculates a correlation value between identical time profile portions in neighboring frames of a receive signal, obtains the phase of this correlation value as a frequency deviation between the transmitting device and the receiving device and controls the oscillation frequency up to a higher second precision based upon this phase. In accordance with the third frequency synchronizing apparatus, frequency can be controlled up to a first precision at high speed by a first control method, after which resolution and S/N ratio can be improved and frequency controlled in highly accurate fashion by a second control method.

10

15

20

A fourth frequency synchronizing apparatus according to the present invention (1) receives, from 25 the transmitting device, frames having a plurality of symbols in which a guard interval has been inserted and in which n-number of first to nth symbols having prescribed time profiles have been embedded; (2) calculates a correlation value between a time profile 30 in the guard interval and a time profile of a symbol portion that has been copied to a guard interval, obtains the phase of this correlation value as a frequency deviation between the transmitting device and the receiving device and controls the oscillation 35 frequency up to a first precision based upon this phase; and (3) thenceforth calculates and sums correlation values of time profile portions of corresponding symbols among n sets of symbols in neighboring frames of a receive signal, obtains the 40 phase of the sum as a frequency deviation between the transmitting device and the receiving device, and controls the oscillation frequency up to a higher second precision based upon this phase. In accordance with the fourth frequency synchronizing apparatus, 45 frequency can be controlled up to a first precision at

high speed by a first control method, after which S/N ratio can be improved and frequency controlled in highly accurate fashion by a second control method.

BRIEF DESCRIPTION OF THE DRAWINGS

- 5 Fig. 1 is a diagram useful in describing the principles of the present invention;
 - Fig. 2 is a block diagram of a principal portion of a first embodiment of the present invention;
 - Fig. 3 is a block diagram of a first AFC unit;
- Fig. 4 is a diagram useful in describing operation of the first AFC unit;
 - Fig. 5 is a diagram useful in describing a case where correlation includes a phase θ owing to frequency deviation;
- 15 Fig. 6 is a block diagram of a peak detector;
 - Fig. 7 is a block diagram of a second AFC unit;
 - Fig. 8 is a diagram useful in describing operation of the second AFC unit;
- Fig. 9 is another block diagram of the second AFC 20 unit;
 - Fig. 10 is another diagram useful in describing operation of the second AFC unit;
 - Fig. 11 shows another example of placement of symbols having an identical time profile;
- Fig. 12 is a block diagram of a third embodiment;
 - Fig. 13 is a diagram useful in describing a multicarrier transmission scheme according to the prior art;
- Fig. 14 is a diagram useful in describing an orthogonal frequency division multiplexing scheme according to the prior art;
 - Fig. 15 is a diagram useful in describing code spreading modulation in CDMA;
 - Fig. 16 is a diagram useful in describing spreading of a band in CDMA;

35

- Fig. 17 is a diagram useful in describing the principle of a multicarrier CDMA scheme;
- Fig. 18 is a diagram useful in describing placement of subcarriers;
- Fig. 19 is a block diagram of a transmitting side in MC-CDMA according to the prior art;
 - Fig. 20 is a diagram useful in describing a serial-to-parallel conversion;
- Fig. 21 is a diagram useful in describing a guard 45 interval;

Fig. 22 is a block diagram of a receiving side in MC-CDMA according to the prior art; and

Fig. 23 is a block diagram of frequency control according to the prior art.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

A) Principles of the present invention

5

10

15

As shown in (A) of Fig. 1, a transmitting device inserts OFDM symbols SBL1 to SBL3 having the same time profile (the same signal pattern in relation to time) into the same locations of frames FR1 to FR3 each composed of a plurality of OFDM symbols and transmits the frames upon performing orthogonal frequency division multiplexing. After having its power supply turned on, a receiving device first synchronizes it oscillation frequency to the oscillation frequency of the transmitting device by AFC control, then applies FFT processing to the receive signal and demodulates the transmit data.

AFC control is executed by a frequency 20 synchronizing unit in the receiving device. The frequency synchronizing unit (1) calculates a correlation value (a complex number) between the identical time profile portions (OFDM symbols) SBL1, SBL2 that have been embedded in the same locations of 25 two mutually adjacent frames FR1, FR2 of the receive signal; (2) obtains the phase θ of this correlation value as a frequency deviation Δf between the transmitting device and the receiving device; and (3) control the oscillation frequency based upon this phase. 30 More specifically, the receive signal can be extracted as a complex signal by orthogonal demodulation. frequency deviation $\Delta \textbf{f}$ exists, the phase difference θ is produced between the receive signal in the initial OFDM symbol SBL1 and the receive signal in the next 35 OFDM symbol SBL2, where SBL1, SBL2 are the identical time profile portions. As a result, the correlation value between the identical time profile portions (OFDM symbols) SBL1, SBL2 becomes a complex signal having the phase θ . Accordingly, the phase θ is obtained from the 40 correlation value as the frequency deviation $\Delta \mathbf{f}$ between the transmitting device and the receiving device, and the oscillation frequency is controlled based upon this phase.

If the arrangement described above is adopted,

frequency is controlled upon detecting a phase generated in a frame interval that is long in comparison with a symbol interval. As a result, even if the phase is small in the symbol interval, it can be enlarged in the frame interval, resolution and S/N ratio are improved and the oscillation frequency of the receiving apparatus can be made to agree with that of the transmitting apparatus in highly accurate fashion.

Further, if n-number of first to nth symbols 10 having prescribed time profiles are transmitted upon being embedded in each of frames FR1 to FR3, as shown in (B) of Fig. 1, then correlation between n-number of corresponding time profile portions of neighboring frames are calculated and summed, whereby the S/N ratio 15 can be improved further and the oscillation frequency of the receiving device can be made to agree with that of the transmitting apparatus in highly accurate fashion in a short period of time. More specifically, the frequency synchronizing unit (1) receives, from the 20 transmitting device, frames FR1 to FR3 in which nnumber of first to nth symbols S1 to Sn having prescribed time profiles have been embedded; (2) calculates and sums correlation (complex numbers) of n sets of of corresponding time profile portions S1 to Sn 25 of two mutually adjacent frames FR1, FR2 of the receive signal; and (3) obtains the phase of the sum as a frequency deviation between the transmitting device and the receiving device, and controls the oscillation frequency based upon this phase.

It should be noted that time profiles (signal patterns) of the n-number of first to nth symbols S1 to Sn may all be the same or may all be different. It is preferred, however, that ith symbols Si (i = 1 to n) in each of the frames all have the same positions in the frames.

(B) First Embodiment

30

35

40

45

Fig. 2 is a block diagram of a principal portion of a first embodiment of the present invention. A high-frequency amplifier 51 amplifies a received radio signal, and a frequency converter / orthogonal demodulator 52 applies frequency conversion processing and orthogonal demodulation processing to the receive signal using a clock signal that enters from a local oscillator 53. An AD converter 54 subjects the orthogonal demodulated signal (I, Q complex signal) to

an AD conversion, and an OFDM symbol extraction unit 55 extracts one valid OFDM symbol, from which the guard interval GI has been removed, and inputs the resultant signal to an FFT (Fast Fourier Transform) unit 56. Hereafter, an OFDM symbol that does not contain a guard interval GI shall be referred to as a valid OFDM symbol, and one that contains a guard interval GI shall be referred to as an OFDM symbol.

The FFT unit 56 executes FFT processing at an FFT window timing, thereby converting a signal in the time domain to a signal in the frequency domain. First and second AFC units 57, 58 each detect a frequency deviation by a correlation operation using receive data, which is the complex signal that enters from the AD converter 54, and each inputs an AFC control signal, which conforms to the frequency deviation, to an oscillation frequency controller 61, whereby the frequency of a clock signal that is output from the local oscillator 53 is made to agree with the oscillation frequency on the transmitting side.

More specifically, the first AFC unit 57 calculates a correlation value (complex number) between the time profile of a guard interval that has been added onto an OFDM symbol and the time profile of an OFDM symbol portion that has been copied to a guard interval, obtains the phase of the correlation value as the frequency deviation Δf between the transmitting and receiving devices, and controls the oscillation frequency based upon this phase to match the oscillation frequency on the transmitting side. As a result, a frequency deviation of ± 1 ppm can be pulled to within ± 0.1 ppm in several seconds.

The second AFC unit 58 calculates a correlation value (complex number) between the identical time-profile portions (OFDM symbols) SBL1, SBL2 that have been embedded in the same locations of two mutually adjacent frames FR1, FR2 [see Fig. 1(A)] of the receive signal, obtains the phase of the correlation value as the frequency deviation Δf between the transmitting and receiving devices, and controls the oscillation frequency based upon this phase to match the oscillation frequency on the transmitting side. In a case where the frequency deviation is ± 0.1 ppm, the amount of phase rotation per frame time (0.5 msec) is

 $\pm 90^{\circ}$, whereas the amount of phase rotation per one valid OFDM symbol time is $\pm 2.35^{\circ}$. Accordingly, even in a case where a satisfactory phase detection accuracy is not obtained owing to a limitation imposed upon bit width by the AD conversion, the second AFC unit 58 is capable of improving the resolution of phase detection by utilizing the phase difference between frames. As a result, the second AFC unit 58 is capable of pulling a frequency deviation of ± 0.1 ppm into a range of ± 0.01 to ± 0.05 ppm.

10

15

20

25

30

35

40

In accordance with a command from a changeover controller 60, a changeover unit 59 selects the AFC signals output from the first and second AFC units 57, 58 and inputs the selected signal to the oscillation frequency controller 61. On the basis of the AFC signal applied thereto, the oscillation frequency controller 61 exercises control in such a manner that the frequency of the clock that is output from the local oscillator 53 will agree with the oscillation frequency of the transmitting device. The changeover controller 60 controls the changeover unit 59 so as to (1) select the AFC signal output of the first AFC unit 57 when the power supply is turned on, and (2) select the AFC signal output of the second AFC unit 58 when the frequency deviation falls below a set level owing to control by the first AFC unit 57, or when a set period of time elapses following the start of control by the first AFC unit 57.

Fig. 3 is a block diagram of the first AFC unit 57, and Fig. 4 is a diagram useful in describing the operation of the first AFC unit 57.

A guard interval GI is created by copying a tailend portion, which is composed of N_c -number of samples, of a valid OFDM symbol to the leading-end portion of the valid OFDM symbol, which is composed of N_c -number of samples, as illustrated in (a) of Fig. 4. Therefore, by calculating the correlation between the receive signal that prevailed one valid OFDM symbol earlier (N_c samples earlier) and the currently prevailing receive signal, the correlation value is maximized at the portion of the guard interval GI, as illustrated in (b) of Fig. 4. Since this maximum correlation value is a value having a phase that is dependent upon the frequency deviation, the phase, namely the frequency

deviation, can be detected by detecting the maximum correlation value.

In Fig. 3, a delay unit 57a delays the receive signal by one valid OFDM symbol (sample count N_c = 1024), and a multiplier 57b multiplies the complex conjugate P2* of a receive signal P2 prevailing one valid OFDM symbol earlier by the currently prevailing receive signal P, and outputs the result of multiplication. A shift register 57c has a length equivalent to the N_{G} -number of samples (= 200 samples) of the guard interval and stores $N_{\rm g}$ -number of the latest results of multiplication, and an adder 57d adds the N_c -number of multiplication results and outputs a correlation value having a width of Nc-number of samples. A correlation-value storage unit 57e stores (N_G+N_C) (= 1224) correlation values, staggered one sample at a time, output from the adder 57d. 57f sums the correlation values over 32 symbols within a frame and over several frames in order to raise the S/N ratio and stores the sum in the correlation-value storage unit 57e.

10

15

20

25

30

Ideally, the receive signal that prevailed one valid OFDM symbol earlier and the currently prevailing receive signal are the same in the guard interval time. Therefore, the correlation values gradually increase, as depicted in (b) of Fig. 4, as the number of results of multiplication of the guard interval stored in the shift register 57c increase. When all $N_{\text{G}}\text{-number}$ of multiplication results in the guard interval have been stored in the shift register 57c, the correlation value reaches it maximum. Thereafter, the number of results of multiplication of the guard interval stored in the shift register 57c decrease and the correlation values gradually decline.

offset $\Delta f = 0$ holds, P_1 and P_2 become identical vectors, as shown in (a) of Fig. 5, and the output $P_1 \cdot P_2 *$ of the multiplier 57b becomes a real number. However, if noise is zero when the frequency deviation $\Delta f = a$ holds, then P_1 and P_2 will not be identical vectors, as shown in (b) of Fig. 5, and phase rotation θ conforming to the frequency deviation Δf is produced between P_1 and P_2 . As a result, the output $P_1 \cdot P_2 *$ of the multiplier 57b is rotated by θ and becomes a complex

number in comparison with the case where $\Delta f = 0$ holds.

In view of the foregoing, the correlation values output from the adder 57d peak when all $N_{\text{G}}\text{-number}$ of results of multiplication in the guard interval time have been stored in the shift register 57c, and this maximum value is a complex number having a phase difference θ conforming to the frequency offset $\Delta f.$

5

10

15

20

25

30

35

40

A peak detector 57g detects a peak correlation value Cmax of maximum correlation power from among the (N_G+N_C) -number of correlation values that have been stored in the correlation-value storage unit 57e, and a phase detector 57h calculates the phase θ in accordance with the following equation using a real part Re[Cmax] and an imaginary part Im[Cmax] of this correlation value (complex number):

 $\theta = \tan^{-1}\{Im[Cmax]/Re[Cmax]\}$ (1) Since the phase θ is produced by the frequency deviation Δf , it is fed back as the control signal of the local oscillator 53 based upon the phase θ . It should be noted that by multiplying the phase θ by a variable damping coefficient α (0< α <1) using a multiplier 57i, control is performed so as not to follow up momentary response. Further, the AFC signal is input to the oscillation frequency controller 61 upon being integrated and smoothed by an integrator 57j, thereby controlling the frequency of the clock signal that is output from the local oscillator 33.

Fig. 6 is a block diagram of the peak detector. In the correlation-value storage unit 57e, which is the preceding stage, (N_c+N_c)-number of correlation values have been stored. The peak detector 57g detects and outputs the peak correlation value of maximum power Initially, a maximum power from among these values. register 57g-1 and a peak correlation value register 57g-2 are cleared. Under these conditions, a power calculator 57g-3 calculates power A of the initial correlation value from the correlation-value storage unit 57e, and a comparator 57g-4 compares the magnitude of the power A and the magnitude of maximum power B, which has been stored in the maximum power register If A>B holds, the power A is stored in the maximum power register 57g-1 and the correlation value prevailing at this time is stored in the peak

correlation value register 57g-2. When the above operation has subsequently been repeated for all of the (N_c+N_c) -number of correlation values that have been stored in the correlation-value storage unit 57e, the correlation value that will have stored in the peak correlation value register 57g-2 will be the peak correlation value Cmax of maximum power. The phase detector 57h calculates the phase θ in accordance with Equation (1) using this peak correlation value.

Thus, the frequency control operation of the first AFC unit 57 allows a frequency deviation of ± 1 ppm to be pulled to within ± 0.1 ppm in several seconds.

10

Fig. 7 is a block diagram of the second AFC unit 58, which has a structure similar to that of the first 15 AFC unit 57. As illustrated in Fig. 8, identical time profile portions (identical signal patterns) SBL1, SBL2, SBL3 have been embedded over one OFDM symbol time in identical locations of frames FR1, FR2, FR3. Accordingly, by calculating the correlation between the 20 receive signal one frame earlier and the receive signal of the present frame, the correlation value will reach its maximum at the locations of the embedded symbols. Since the maximum correlation value becomes a value having a phase that is dependent upon the frequency 25 deviation, the phase, i.e., the frequency deviation, can be detected by detecting the maximum correlation value.

In Fig. 7, a delay unit 58a delays the receive signal by one frame $[32 \times (N_6+N_c) = 32 \times 1224 \text{ samples}]$, 30 and a multiplier 58b multiplies the complex conjugate Q,* of a receive signal Q, prevailing one frame earlier by the currently prevailing receive signal Q, and outputs a result A of multiplication. A shift register 58c has a length equivalent to one OFDM symbol $[(N_c+N_c)]$ 35 = 1224 samples] and stores (N_c+N_c) -number of the latest results of multiplication, and an adder 58d adds the (N_c+N_c) -number of multiplication results and outputs a correlation value B having a width of one symbol. correlation-value storage unit 58e stores one frame's 40 worth $[32 \times (N_6+N_c) = 32 \times 1224]$ of correlation values, staggered one sample at a time, output from the adder An adder 58f sums the correlation values over a plurality of frames in order to raise the S/N ratio and stores the sum in the correlation-value storage unit

58e.

5

10

15

20

25

30

35

40

The correlation value B output from the adder 58d reaches it maximum when all $(N_{c}+N_{c})$ -number of multiplication results in one OFDM symbol interval in which identical time profiles have been embedded has been stored in the shift register 58c (see B in Fig. 8). This maximum value is a complex number having a phase difference θ conforming to the frequency offset $\Delta f.$ The correlation values B are summed by an adder 58f over a plurality of frames, thereby producing an increasing signal, as illustrated at C in Fig. 8, and improving the S/N ratio.

A peak detector 58g detects a peak correlation value C'max of maximum correlation power from among the $[32 \times (N_G + N_C)] = 32 \times 1224$ -number of correlation values that have been stored in the correlation-value storage unit 58e, and a phase detector 58h calculates the phase θ ' in accordance with the following equation using a real part Re[C'max] and an imaginary part Im[C'max] of this correlation value (complex number):

 $\theta = \tan^{-1}\{Im[C'max]/Re[C'max]\}$ (1)' Since the phase θ ' is produced by the frequency deviation Δf , the phase θ ' is regarded as the frequency deviation Δf , integration and smoothing are performed by an integrator 58i, and the AFC signal is input to the oscillation frequency controller 61 (Fig. 2), thereby controlling the frequency of the clock signal that is output from the local oscillator 53. The frequency deviation can be pulled into a range of ± 0.01 to ± 0.05 ppm by frequency control performed by the second AFC unit 58.

Thus, in accordance with the first embodiment, a frequency deviation of ±1 ppm can be pulled to within ±0.1 ppm in several seconds by frequency control in the first AFC unit 57, after which the frequency deviation can be pulled into a range of ±0.01 to ±0.05 ppm by frequency control in the second AFC unit 58. In other words, the second AFC unit 58 can improve the resolution of phase detection by utilizing the phase difference between frames, thereby making it possible to pull the frequency deviation into a range of ±0.01 to ±0.05 ppm.

(C) Second Embodiment

The second AFC unit 58 in the first embodiment represents an embodiment of a case where the same time profile (signal pattern) of one symbol duration is embedded in each frame. Here, however, as illustrated in Fig. 1(B), transmission is performed upon embedding n-number of first to nth symbols S_1 to S_n , which have prescribed time profiles, at an equal spacing in each of frames FR1 to FR3 in order to improve the S/N ratio. Fig. 9 is an embodiment of the second AFC unit 58 in such case. Here components identical with those of the first embodiment in Fig. 7 are designated by like reference characters. This embodiment differs in the follows respects:

10

15

20

25

30

35

40

- (1) a correlation-value storage unit 58e' having a storage capacity of 1/n frame's worth $[32 \times (N_G+N_C)/n]$ of correlation values is provided instead of the correlation-value storage unit 58e having the storage capacity of one frame's worth $[32 \times (N_G+N_C) = 32 \times 1224]$ of correlation values of the first embodiment;
- (2) the correlation values (complex numbers) of n sets of corresponding time profile portions S1 to Sn of two mutually adjacent frames FR1, FR2 are summed in the correlation-value storage unit 58e'; and
- (3) the phase of the sum is obtained as the frequency deviation between the transmitting and receiving devices and the oscillation frequency is controlled based upon this phase.

The delay unit 58a delays the receive signal by one frame $[32 \times (N_c+N_c) = 32 \times 1224 \text{ samples}]$, and the multiplier 58b multiplies the complex conjugate Q,* of the receive signal Q, prevailing one frame earlier by the currently prevailing receive signal Q, and outputs the result A of multiplication. The shift register 58c has a length equivalent to one OFDM symbol $[(N_c+N_c) =$ 1224 samples] and stores (N_c+N_c)-number of the latest results of multiplication, and the adder 58d adds the (N_c+N_c) -number of multiplication results and outputs a correlation value B having a width of one symbol. correlation-value storage unit 58e' stores 1/n frame's worth $[32 \times (N_c+N_c)/n = 32 \times 1224/n]$ of correlation values, staggered one sample at a time, output from the adder 58d. The adder 58f sums the 1/n frame's worth of

correlation values n times per frame and stores the sum

in the correlation-value storage unit 58e'. As a

result, according to the second embodiment, an S/N ratio that corresponds to n frame's worth of correlation calculation of the first embodiment can be obtained by one frame of correlation calculation.

5

10

30

35

40

The correlation value B output from the adder 58d reaches it maximum when all $(N_{\rm G}+N_{\rm C})$ -number of multiplication results in one OFDM symbol interval in which identical time profiles have been embedded has been stored in the shift register 58c (see B in Fig. 10). The correlation values B are summed by the adder 58f over one to a plurality of frames at a period of 1/n frame, thereby producing an increasing signal, as illustrated at C in Fig. 10, and improving the S/N ratio.

A peak detector 58g detects a peak correlation 15 value of maximum correlation power from among the 1/n frame's worth $[32 \times (N_c+N_c)/n = 32 \times 1224/n]$ of correlation values (complex numbers) that have been stored in the correlation-value storage unit 58e', and 20 the phase detector 58h calculates the phase θ ' using the real and imaginary parts of the peak correlation Since the phase θ ' is produced by the frequency value. deviation Δf , the phase θ ' is regarded as the frequency deviation Δf , integration and smoothing are performed by the integrator 58i, and the AFC signal is 25 input to the oscillation frequency controller 61 (Fig. 2), thereby controlling the frequency of the clock signal that is output from the local oscillator 53.

In accordance with the second embodiment, the correlation between n sets of corresponding time profile portions is calculated and the correlation values are summed, thereby enabling a further improvement in S/N ratio as compared with the first embodiment and making it possible to synchronize the oscillation frequency of the receiving device to that of the transmitting device in highly precision fashion and in a short period of time.

The foregoing is a case where n-number of first to nth symbols S1 to Sn are embedded at equal intervals. As illustrated in Fig. 11, however, the symbols need not be provided at equal intervals. In terms of the correlation calculations, however, it is preferred that symbols having identical time profiles (signal patterns) be embedded at the same locations in each of

the frames.

10

25

30

35

(D) Third Embodiment

The second embodiment is for a case where the first and second AFC units 57, 58 are provided, frequency control of coarse precision is executed first by the first AFC unit 57, and then frequency control of high precision is executed by the second AFC unit 58. However, frequency control can be performed solely by the second AFC unit 58 under conditions where the frequency deviation is small.

Fig. 12 is a block diagram for a case where frequency control is carried out by the second AFC unit. Here components identical with those shown in Figs. 2 and 7 are designated by like reference characters.

This embodiment differs in that the first AFC unit 57 is deleted and in that frequency control is performed by the second AFC unit 58 from the outset. The frequency control operation by the second AFC unit 58 is exactly the same as that of the case shown in Fig. 7.

It should be noted that the arrangement shown in Fig. 9 can also be adopted as the second AFC unit 58 of Fig. 13.

Thus, in accordance with the present invention, frequency is controlled upon detecting a phase produced in a frame interval that is long in comparison with a symbol interval. As a result, even if the phase is small in the symbol interval, it can be enlarged in the frame interval and resolution can be improved.

Moreover, S/N ratio can be improved by summing and the oscillation frequency of the receiving apparatus can be made to agree with that of the transmitting apparatus in highly accurate fashion.

Further, in accordance with the present invention, the S/N ratio can be improved further and the oscillation frequency of the receiving apparatus can be made to agree with that of the transmitting apparatus in highly accurate fashion in a short period of time by embedding frames with n-number of first to nth symbols having prescribed time profiles.

Further, in accordance with the present invention, frequency can be controlled up to a first precision at high speed by a first AFC unit, after which resolution and S/N ratio can be improved and frequency controlled in highly accurate fashion by a second AFC unit.